

What is claimed is:

- 1 1. An article comprising a machine-accessible medium having associated data,
2 wherein the data, when accessed, results in a machine performing:
3 detecting an attempted write operation to a protected area of a memory
4 including a first set of instructions;
5 using a second set of instructions not located in the memory to determine
6 that an authorization flag not located in the memory has been set by the first set of
7 instructions; and
8 if the authorization flag has been set, enabling the attempted write operation.
- 1 2. The article of claim 1, wherein detecting an attempted write operation to the
2 protected area includes:
3 detecting activation of at least two signal lines connected to the memory.
- 1 3. The article of claim 2, wherein detecting activation of the at least two signal
2 lines connected to the memory includes:
3 simultaneously detecting activation of at least one address line connected to
4 the memory and at least one access enabling line connected to the memory.
- 1 4. The article of claim 1, wherein detecting an attempted write operation to the
2 protected area includes:
3 activating an interrupt line connected to a processor.
- 1 5. The article of claim 1, wherein the second set of instructions and the
2 authorization flag are located in another memory.
- 1 6. The article of claim 1, wherein the second set of instructions is located in
2 another memory, and wherein the authorization flag is not located in the other
3 memory.

1 7. The article of claim 1, wherein using a second set of instructions not located
2 in the memory to determine that an authorization flag not located in the memory has
3 been set by the first set of instructions includes:

4 determining a value of a bit not located in the memory.

1 8. The article of claim 1, wherein enabling the attempted write operation
2 includes:

3 activating at least one access enabling line connected to the memory.

1 9. The article of claim 8, wherein detecting an attempted write operation to the
2 protected area includes:

3 simultaneously detecting activation of at least one address line connected to
4 the memory and the at least one access enabling line connected to the memory.

1 10. The article of claim 1, wherein the data, when accessed, results in the
2 machine performing:

3 detecting that the attempted write operation has been completed.

1 11. The article of claim 10, wherein detecting that the attempted write operation
2 has been completed includes:

3 detecting an occurrence of a software interrupt.

1 12. The article of claim 10, wherein the data, when accessed, results in the
2 machine performing:

3 disabling a future write operation to the protected area.

1 13. The article of claim 12, wherein disabling the future write operation to the
2 protected area includes:

3 deactivating at least one access enabling line connected to the memory.

1 14. The article of claim 1, wherein the data, when accessed, results in the
2 machine performing:
3 otherwise, if the authorization flag has not been set, refraining from enabling the
4 attempted write operation.

1 15. An apparatus, comprising:
2 a first memory having a protected area including a first set of instructions to
3 set a state of a flag and to write to the protected area, the first memory including an
4 access enabling line;
5 a write detection module having an output coupled to an interrupt to indicate
6 an attempt to write to the protected area; and
7 a second memory including a second set of instructions in operational
8 communication with the interrupt, the second set of instructions adapted to
9 determine the state of the flag.

1 16. The apparatus of claim 15, further comprising:
2 a third memory in operational communication with the second set of
3 instructions, wherein the third memory includes the flag.

1 17. The apparatus of claim 15, wherein the write detection module and the
2 second memory are included in a single integrated module.

1 18. The apparatus of claim 15, wherein the first memory comprises a flash
2 memory.

1 19. An apparatus, comprising:
2 a network interface; and
3 a memory access control circuit operationally connected to the network interface,
4 the memory access control circuit including a first memory having a protected area

5 including a first set of instructions to set a state of a flag and to write to the
6 protected area, the first memory including an access enabling line, a write detection
7 module having an output coupled to an interrupt to indicate an attempt to write to
8 the protected area, and a second memory including a second set of instructions in
9 operational communication with the interrupt, the second set of instructions adapted
10 to determine the state of the flag.

1 20. The apparatus of claim 19, wherein the access enabling line is operationally
2 coupled to a processor.

1 21. The apparatus of claim 19, wherein the write detection module is included in
2 a circuit.

1 22. The apparatus of claim 21, wherein the circuit is a processor.

1 23. A system, comprising:
2 a server; and
3 an apparatus capable of being coupled to the server, the apparatus including
4 a first memory having a protected area including a first set of instructions to set a
5 state of a flag and to write to the protected area, the first memory including an
6 access enabling line, a write detection module having an output to indicate an
7 attempt to write to the protected area, and a second memory including a second set
8 of instructions in operational communication with the write detection module, the
9 second set of instructions, upon execution, capable of determining the state of the
10 flag.

1 24. The system of claim 23, wherein the apparatus is a set-top client.

1 25. The system of claim 23, wherein the server is coupled to the apparatus with
2 a network.